Tutorial

Xilinx ISE Simulator <Release Version: 10.1i>

Department of Electrical and Computer Engineering State University of New York – New Paltz

> © Fall 2010 Baback Izadi

You will next test the full adder circuit that you built in the last tutorial via the ModelSIM simulation tool so that you can be sure that it functions per specification. Now lets look at our full adder.



The full adder has three inputs (A, B, Cin) and two outputs (S, Cout). If you have not yet saved your schematic yet, do so and close the Schematic Editor.

Next, go back to the Project Navigator. Highlight the source that you want to simulate. In this case we want to simulate the circuit named myfulladder. Then right click on the source myfulladder and select New Source.

Zilinx - ISE - E:\SUNY	/\Cs	e45208 Digital Lab\	Current Labs\xilinx la	ib\MyALU\My	ALU.ise -	[Desigr	n Sumn	nary]				
🔀 File Edit View Project	Sou	rce Process Window H	lelp									Β×
8 🗋 🆻 🖥 🕼 😓 8 2	K I) n n X [i] (i	JIPPXXP) 🖻 🔊 🛙	6 B I	1 🗖 🖗	26 N?	8 🗛 🖗	6			~
i 🖓 i 🗊 🗹 🕢 i 🕸 🤅	R.	XXXIOO										
Sources		🔀 🔀 FPGA Design	n Summary 🔼			MYALU	J Proie	ct Status				- ^
Sourd Synthesis/Implemer 🗸	Num	💵 🎸 Design Overvi	iew 🗌	Project	Muði I Lise		Curre	nt State:		New		
Hierarchy		🔄 🦳 🔽 Summary		File:	119-120.100		Cuirc	in otato.		11011		
😑 🛄 xc2s200-6pq208		📄 📄 🗋 IOB Prope	erties	Module	MathUnit			• Errors:				-
🖻 💽 📲 MathUnit (Math	Unit	.sc 🔤 👘 🗋 Timing Co	nstraints	Name:								
	ſ	New Source	rt t	Target Device:	xc2s200-6	pq208		• Warning	s:			
式 Sources 🥳 Snapshol 🦷		Add Copy of Source	essages	Product Version:	ISE 8.2i			• Updated	Ŀ	Tue Sep 17:35:29	26 2006	-
Processes		New Partition	vlessages	-								- 1
Processes:		Delete Partition	ges		h	IYALU I	Partitio	n Summary	y			
- 📩 Add Existing Source		Partition Properties	oute Messages	No partition information was found.								
🗌 🔤 Create New Source		Partition Force	ages	<u> </u>								_
🗄 🎾 Design Utilities		Set as Top Module	ages	Detailed Reports								1
		Remove		Report Name	Status	Gene	rated	Errors	W	arnings	Infos	
		Move to Library	anced Design Summary	Sunthesis					_			-
	Z	Open	ssage Filtering remental Messsages	Report								_
		Toggle Paths	ummary Contents	I ranslation Benort								
	1	Properties	ion Data	Map Report	_	_						-
	-		or8	Dises and	_	-			_			-
		Show Va	arnings iling Constraints ock Report	Route Report								~
Processes		📡 Design Sum	mary									

This will open a dialog box. Select "Test Bench Waveform" as the type of design entry and pick a name for your file.

Xilinx - ISE - K:\SUNY\Use4520; X: File Edit View Project Source P	8 Digital Lab\Current Labs moress Window Heln	\xilinx lab\M	VALUNMVALU.ise - [Design	Summary]										
] 🗅 🄌 🖥 🖉 😓] X 🖻 🖻	X 90 0 .	9xx2	0 8 🔊 6 8 0	.	x? 🛛 🕅 🐹			援 沈 郑 @	X 0 0					
<u> </u>	🔀 FPGA Design Summary					MYALU	J Project Status							
Sources for Behavioral Simulation	Design Overview		Project File:		MyALU.ise		Current State:		New					
🔄 MyALU	- 🖸 Summary		Module Name:		MvFullAdder2		+ Errors:	+ Errors:						
E- 2 ×c2s200-6pq208	IOB Properties		Target Device:		xc2x200-6nn208		• Warnings:	• Warnings:						
···· O MyHulAdder2 (MyHulAdder2	I ming Constraints		Product Version:		ISE 8 2 03		+ Lindated:		Thu Oct 5 13:20:25 2006					
	Clock Beport													
Sources on Spanshot In Libraries	Errors and Warnings		MYALU Partition Summary											
	- 🖌 Synthesis Messages		No partition information was found.											
×	🕂 🖂 Translation Message:	.												
Processes:	🗹 Map Messages					Det	ailed Reports							
Add Existing Source	Place and Route Me	sages	Report Name	Status		Generated	Errors	Warnings	Infos					
Create New Source	Timing Messages		Synthesis Report											
⊟- ³ Xilinx ISE Simulator	Birgen Messages	New Sourc	e Wizard - Select Source T	уре										
Simulate Behavioral Mod	Detailed Benorts													
	- Synthesis Report	BMM File	n 1. Arobitecture Mirardi											
	🗋 Translation Report	MEM File	n a management and											
	🗋 Map Report	o Schematic												
	Place and Route F	Minister Charles	ation Constraints File	F 3										
	Static Timing Report State Diag				He name:									
	Bitgen Heport	📄 User Docu	ment	FullAdderWave Location:			Generated							
	Secondary Report	🔽 Verilog Mo	dule											
	- riplater ricport	Veniog Te	st Fixture to de		K:\SUNY\Cse45208 Digital Lab\Current Labs\xiinx I									
		VHDL Libr	arv											
	Project Properties	🔁 VHDL Pac	kage											
	- 🗹 Enable Enhanced	🔛 VHDL Tes	t Bench											
	- 🗆 Enable Message													
	- Display Increment				V Add to project									
	- Show Partition Da				per l'induite pro									
	- 🗆 Show Errors	Mara Infa	1			nole Mand a	Canaal							
	- Show Warnings .	molenno	J		10	NG8(7	Cancer							
	Show Failing Consta	unes.												
			I											
			I											
			I											
			I											
			1											
Contraction of the second seco	🗴 Design Summary													
	out in a set of the set of													

Click Next!, Next! Then Finish!

This will open up the following window:

Initial Timing and Clock Wizard - Initialize	Timing
Assign C Inputs C	Check Assign Sutputs Inputs
Check	Assign
Clock Timing Information	Clock Information
Inputs are assigned at "Input Setup Time" and outputs are checked at "Output Valid Delay"	C Single Clock
Rising Edge C Falling Edge	C Multiple Clocks
DualEdge (DDR or DET)	 Combinatorial (or internal clock)
Clock High Time 100 ns	Combinatorial Timing Information
Clock Low Time 100 ns	Inputs are assigned, outputs are decoded then checked. A delay between inputs and outputs avoids
Input Setup Time 15 ns	assignment/checking conflicts.
Output Valid Delay 15 ns	Check Outputs 50 ns After Inputs are Assigned
Offset 0 ns	Assign Inputs 50 ns After Outputs are Checked
Global Signals	Initial Length of Test Bench: 1000 ns
FRLD (CPLD) GSR (FPGA)	Time Scale: Ins
High for Initial: 100 ns	Add Asynchronous Signal Support
More Info	< Back Finish Cancel

You may change the time period of your input clock cycle, among other things. Here, the circuit is combinational. Make changes and Click Finish!!!!

This opens the waveform window where you can select various values for the three inputs of your full adder. The input ports are marked by the blue color and the outputs by yellow. Various values (0 or 1) can be assigned to the inputs by just clicking on the blue bar corresponding to each input. Put combinations 000 through 111. On some systems, you may see the yellow bars, where you can also specify your expected value on the output by clicking on the yellow bars; If you don't see the yellow bars, don't worry and simply proceed.

The assigned values of various inputs are shown below as a waveform. A different value of input is assigned to the ports after each 100ns. This time period can be changed.



Now save the waveform.

Double click on the device XC3s500E-FG320 and make sure the selected Simulator is as ISE Simulator (VHDL/Verilog).

🚾 Project Properties			×
Property Name	Value		^
Product Category	All	~	
Family	Spartan3E	~	
Device	XC3S500E	~	
Package	FG320	~	
Speed	-4	~	
			=
Top-Level Source Type	HDL	~	
Synthesis Tool	XST (VHDL/Verilog)	~	
Simulator	ISE Simulator (VHDL/Verilog)	~	
Preferred Language	VHDL	~	
Enable Enhanced Design Summary			
Enable Message Filtering			~
OK Cancel	Default He	lp	

Click OK!

Click on testbench waveform file that you just created and in the Processes windows, under Xilinx ISE Simulator double click on Generate Expected Simulation Results. When prompted whether to replace the expected value choose No.



You should get the following.

🔤 Xilinx - ISE - K:\SUNY\Cse45208 Digital Lab\(Current Labs\xilinx la	b\MyALU	\MyALU.ise -	[FullAdderWa	ive.tbw*]							_	8 ×
🖀 File Edit View Project Source Process TestBe	nch Simulation Windo	w Help										-	18 ×
🛏 🗙 🗟 🖉 😓 🖏 🖓 🔂	[D]@@X¥	(🄎 🛛	3 🔊 🖓	8 0 📑	🚕 😽 🛛 🕰	X	¥	💡 📑 (a 🕢 🔞 🖞	1 A A A A			
主首合作 22MX(日日福日	▶ ¥ 1000 ▼	ns 💌											
Sources for: Behavioral Simulation	End Time: 1000 ns		50 ns	150 ns	250 ns	350 ns	450 ns	550 ns	650 ns	750 ns	850 ns	950 ns	
É- ∰ xc2s200-6pq208	BUL A	0											<u>^</u>
- A FulAdderWave (FulAdderWave.tbw)	911 B	0											
COT • Myr diwddeiz (Myr diwddeiz sch	川 Cin	0											
	🛺 Cout	0											
	 🖓 Sum	0											
	U Cout_DIFF	0											
	🚺 Sum_DIFF	0											
Sources <u>App</u> Snapshots <u>Literates</u> Himarchy of Full-IddeWave: B htp-full-Idde2													

Make sure the simulated results match your prediction. Once satisfied, closed the window.

In the Processes windows, under Xilinx ISE Simulator, Double Click on the "Simulate Behavioral Model".

🚾 Xilinx - ISE - K:\SUNY\Cse45208 Digital Lab'	Current Labs\xilinx la	b\MyALL	U\MyALU.ise - [Simulation]		_ 8 ×
🏧 File Edit View Project Source Process TestB	ench Simulation Windo	w Help			_ 8 ×
🍽 🔿 🖬 🖉 😓 🛛 🕹 🔂 🖉 🖉			🗟 🔊 🗟 🗉 🗖 🎿 🕅 🗛 🐼		
	▶ _▶ X 1000 ▼	ns 💌	EEE2224343608		
Sources for: Behavioral Simulation	Now: 1000 ns		0 ns 200 400 ns	600 800 ns	1000
Xc2s200-6pq208	Sum Sum	0			<u> </u>
UUT - MvFulAdder2 (MvFulAdder2.sch	Cout	0			
	- 31 A	0			
	918	0			
	Oin	0			
	E 🔿 TX_ERROR[0	(0	
Sources C Snapshots					
Processes:					
Add Sxiting Source Corde New Source Voew Serveted Tet Bench As HDL Add Test Bench To Protect Add Test Bench To Protect Vitro Sissuadara Simulate Behavioral Model					

Take a look at the Wave window. In this window You can see the waveforms of your full adder that you just simulated.